AI-S2oC Lab
Home
Professor
Members
Candidates
Alumni
Research
Equipment
Symposium
Tutorials
Photos
For Candidates
Preparation
Benefit
Contact
Publication
Journals
Conferences
Presentations
Authored Books
Patents
Teaching
Courses
Study
Low Power SoC
C Programming
DSP
Useful Data
Software
Must-Read Books
Member Profile (20)
(Ph.D) S. H. Cho
(Ph.D) S. H. Hong
(Ph.D) M. J. Kang
(Ph.D) J. H. An
(Ph.D) S. H. Lee
(Ph.D) H. J. Yun
(Ph.D) Y. H. Lee
(Ph.D) S. H. Park
(Ph.D) M. J. Kim
(M.S.) B. I. Jeong
(M.S.) J. Y. Byeon
(M.S.) J. K. Phi
(M.S.) G. H. Jeon
(M.S.) H. J. Lee
(M.S.) J. H. Park
(M.S.) K. H. Seong
(M.S.) H. S. Kim
(M.S.) J. H. Lee
(B.S.) Y. J. Lee
(B.S.) M. K. Jeong
Collaborators
(Prof) S. M. Lee
(Prof) S. H. Lee
(Dr. ) J. S. Kwon
(Dr. ) D. K. Lee
Contact
KNU-Location
2025 Visit Count

Jongyun Byeon (M.S. Graduate Student, LIGNex1)

main 

M.S. Graduate Student, Embedded System Architect
AI-Embedded System/Software on Chip (AI-SoC) Lab
School of Electronics Engineering, Kyungpook National University
Phone: +82 053 940 8648
E-mail: gms05143 [@] naver[DOT] com
[Homepage] [Google Scholar] [SVN] [CV]

Repository Commit History

main 

Introduction

Full Bio Sketch

Mr. Byeon is now with LIG Nex1 as junior research engineeer, solving issues during production and operation of guided missile. He received the B.S. degree in Electronics Engineering at Pusan National University, Pusan, Korea. He is now pursuing toward his M.S degree in Kyungpook National University. His research interests cover embedded systems and hardware logic design.

Research Topic

Publications

Conference Publications (Intl. 1)

  • Jongyun Byeon and Daejin Park. Multi-Threaded Data Scrambling Techniques using Reduced On-chip Memory for Light-weighted Embedded Systems In IEEE International Conference on ICT Convergence (ICTC 2024), 2024.

Participation in International Conference

Last Updated, 2024.12.13